

Fully abstract categorical semantics for digital circuits

George Kaye, David Sprunger and Dan Ghica

University of Birmingham

20 July 2022

ACT 2022

Joint work with...



David Sprunger



Dan Ghica

Digital circuits are everywhere!

Digital circuits are everywhere!

How do we reason with them?

Generally by **simulation**

Generally by **simulation**

Reasoning in **software** is more **reduction-based**:

$$((\lambda x. \lambda y. x + y) 2) 5$$

Generally by **simulation**

Reasoning in **software** is more **reduction-based**:

$$((\lambda x. \lambda y. x + y) 2) 5 =_{\beta} (\lambda y. 2 + y) 5$$

Generally by **simulation**

Reasoning in **software** is more **reduction-based**:

$$((\lambda x. \lambda y. x + y) 2) 5 =_{\beta} (\lambda y. 2 + y) 5 =_{\beta} 2 + 5$$

Generally by **simulation**

Reasoning in **software** is more **reduction-based**:

$$((\lambda x. \lambda y. x + y) 2) 5 =_{\beta} (\lambda y. 2 + y) 5 =_{\beta} 2 + 5 =_{\eta} 7$$

Generally by **simulation**

Reasoning in **software** is more **reduction-based**:

$$((\lambda x. \lambda y. x + y) 2) 5 =_{\beta} (\lambda y. 2 + y) 5 =_{\beta} 2 + 5 =_{\eta} 7$$

We want an **equational theory** for digital circuits

Syntax

Combinational circuit components

Combinational circuit components





Values

f — false

t — true

Combinational circuit components

Values

	false
	true
	disconnected
	short circuit

(Belnap's four valued logic)

Combinational circuit components

Values



false



true




disconnected




short circuit

(Belnap's four valued logic)

Gates



AND gate



OR gate







NOT gate

Combinational circuit components




Structure

Values

	false
	true
	disconnected
	short circuit

(Belnap's four valued logic)

Gates

	AND gate
	OR gate
	NOT gate

Combinational circuit components

Values



false



true




disconnected




short circuit

(Belnap's four valued logic)

Gates



AND gate



OR gate



NOT gate

Structure







identity



symmetry




Combinational circuit components

Values




	false
	true
	disconnected
	short circuit

(Belnap's four valued logic)

Gates





	AND gate
	OR gate
	NOT gate

Structure

	identity
	symmetry
	fork




Combinational circuit components

Values





	false
	true
	disconnected
	short circuit

(Belnap's four valued logic)

Gates

	AND gate
	OR gate
	NOT gate

Structure

	identity
	symmetry
	fork
	join

Combinational circuit components

Values



false



true




disconnected




short circuit

(Belnap's four valued logic)

Gates



AND gate



OR gate




NOT gate


Structure




identity



symmetry



fork




join



stub

Combinational circuit components



Light circuits $\overset{m}{+} \boxed{F} \overset{n}{+}$ only contain gates and structure.

Sequential circuit components

Sequential circuit components

Delay




Sequential circuit components

Delay



Feedback




Sequential circuit components

Delay




Feedback



Dark circuits $\overset{m}{+} \boxed{F} \overset{n}{+}$ may contain delay or feedback.



Morphisms in a **freely generated symmetric traced monoidal category**



Semantics

Interpretation

Values are interpreted in a **lattice \mathbf{V}** :





monotone functions


$$\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$$

Interpretation




monotone functions

$$\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$$




copy

$$x \mapsto (x, x)$$



monotone functions

$$\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$$



copy


$$x \mapsto (x, x)$$



join in the lattice


$$(x, y) \mapsto x \sqcup y$$

Interpretation




monotone functions

$$\bar{g}: \mathbf{V}^m \rightarrow \mathbf{V}$$



copy

$$x \mapsto (x, x)$$



join in the lattice

$$(x, y) \mapsto x \sqcup y$$



discard

$$x \mapsto \bullet$$

The semantics of circuits is that of **stream functions**.

The semantics of circuits is that of **stream functions**.

A **stream** \mathbf{V}^ω is an infinite sequence of values.

Stream functions

The semantics of circuits is that of **stream functions**.

A **stream** \mathbf{V}^ω is an infinite sequence of values.

A **stream function** $f: (\mathbf{V}^m)^\omega \rightarrow (\mathbf{V}^n)^\omega$ consumes and produces streams.

Not all stream functions correspond to sequential circuits...

Causal stream functions

Not all stream functions correspond to sequential circuits...

Causal

Depends on past inputs

Causal stream functions

Not all stream functions correspond to sequential circuits...

Causal

Depends on past inputs

Monotone

with respect to the lattice

Causal stream functions

Not all stream functions correspond to sequential circuits...

Causal

Depends on past inputs

Monotone

with respect to the lattice

'Finite'

Specifies finite behaviours

Causal stream functions

Not all stream functions correspond to sequential circuits...

Causal

Depends on past inputs

Monotone

with respect to the lattice

'Finite'

Specifies finite behaviours

Theorem

Every monotone causal stream function with 'finite behaviours' corresponds to a class of sequential circuits.


Equational reasoning

When are two circuits equal?

When are two circuits equal? When they have the same **behaviour**


Equality of circuits

When are two circuits equal? When they have the same **behaviour**



Equality of circuits


When are two circuits equal? When they have the same **behaviour**



When they have the same **stream function**

Equality of circuits

When are two circuits equal? When they have the same **behaviour**



When they have the same **stream function**

Reasoning with streams is a **pain**.

We want to reason **equationally**: what equations do we need?

We want to reason **equationally**: what equations do we need?

First goal: **productivity**.

Productivity

We want to reason **equationally**: what equations do we need?

First goal: **productivity**.

A closed circuit is **productive** if it is equal to an **instant value** and a **delayed subcircuit** under the equational theory.




Combinational equations


Combinational equations




Combinational equations




Combinational equations




Combinational equations



Combinational equations



Combinational equations




These reduce any closed combinational circuit $\mathbf{v} \xrightarrow{m} F \xrightarrow{n}$ to some $\mathbf{w} \xrightarrow{n}$.

Sequential equations



Sequential equations



Non delay-guarded feedback

How do we deal with something like this?




Non delay-guarded feedback

How do we deal with something like this?



We need a way to eliminate non delay-guarded feedback.



Non delay-guarded feedback


Non delay-guarded feedback

Our gates are **monotonic**, so they must have a **least fixed point**...

Non delay-guarded feedback


Our gates are **monotonic**, so they must have a **least fixed point**...
Because the value set **V** is finite, we can always find this fixpoint!

Non delay-guarded feedback




In \mathbf{V} , the length of the longest chain is 2...

Non delay-guarded feedback




In \mathbf{V} , the length of the longest chain is 2...




We want




Axioms of STMCs









Eliminating 'instant feedback'






Axioms of STMCs








Productivity




Productivity





Axioms of STMCs




Axioms of STMCs






Productivity





Productivity




Productivity




Productivity




Combinational circuit equations




Tidying up



Any circuit has an **instantaneous value** and a **delayed subcircuit**.



Any circuit has an **instantaneous value** and a **delayed subcircuit**.




These values are the elements of the corresponding stream!

We still cannot translate between **open** circuits with the same behaviour.


Open circuits

We still cannot translate between **open** circuits with the same behaviour.



Open circuits


We still cannot translate between **open** circuits with the same behaviour.



When do two circuits have the **same stream**?


Open circuits

We can think of circuits as **state machines**:




Open circuits

We can think of circuits as **state machines**:



Open circuits


We can think of circuits as **state machines**:



The circuit  produces the **state transition** and **output** of .

Open circuits

We can think of circuits as **state machines**:



The circuit  produces the **state transition** and **output** of .

Idea: for all **accessible states**, if the **outputs** are equal then the **original circuits** are equal under the equational theory.

(cf. Mealy machine bisimulation)

Theorem

$\overset{m}{+} \boxed{F} \overset{n}{+} = \overset{m}{+} \boxed{G} \overset{n}{+}$ if and only if their streams are equal.


Proof.



Theorem

$\overset{m}{+} \boxed{F} \overset{n}{+} = \overset{m}{+} \boxed{G} \overset{n}{+}$ if and only if their streams are equal.

Proof.



□

Theorem

$\begin{matrix} m \\ + \end{matrix} \boxed{F} \begin{matrix} n \\ + \end{matrix} = \begin{matrix} m \\ + \end{matrix} \boxed{G} \begin{matrix} n \\ + \end{matrix}$ if and only if their streams are equal.

Proof.




□

Full abstraction

Theorem

$\begin{matrix} m \\ + \end{matrix} \boxed{F} \begin{matrix} n \\ + \end{matrix} = \begin{matrix} m \\ + \end{matrix} \boxed{G} \begin{matrix} n \\ + \end{matrix}$ if and only if their streams are equal.

Proof.



□

We have presented a **categorical framework** for sequential circuits

We have presented a **categorical framework** for sequential circuits

Circuits have semantics as **stream functions**

We have presented a **categorical framework** for sequential circuits

Circuits have semantics as **stream functions**

It is easier to reason **equationally**

We have presented a **categorical framework** for sequential circuits

Circuits have semantics as **stream functions**

It is easier to reason **equationally**

We have **full abstraction**: a correspondence between syntactic and semantic

We have presented a **categorical framework** for sequential circuits

Circuits have semantics as **stream functions**

It is easier to reason **equationally**

We have **full abstraction**: a correspondence between syntactic and semantic

Next step: refine the **rewriting system**